Leveraging a Model-based Design approach with Simulink® and Speedgoat target machines enables you to run, monitor, and tune real-time applications following three powerful steps:
-
Design your controls, vision, DSP, or plant model in Simulink®, and drag and drop Speedgoat I/O driver blocks to your model
-
Automatically build and download your real-time application from Simulink® to the target machine using automatic C and HDL code generation
-
Tune, monitor, and log signal parameters from within Simulink® during real-time execution
Closed-loop controls using CPUs and FPGAs
Depending on your specific applications, it makes best sense to either run your algorithms designed with Simulink® on a CPU using automatic C code generation with Simulink® Coder™, or on an FPGA using automatic HDL code generation with HDL Coder™. See also the comparative table on the Speedgoat FPGA code modules overview page, and introduction page How to build, run, and test real-time applications with HDL Coder™
As a general rule, closed-loop sample rates in the range of 1-20 kHz, in some cases even up to 100 kHz are typically well achievable by running algorithms on the CPU.
To achieve faster closed-loop sample rates, to pre-process fast analog and vision data, or in case your embedded platform is anyway an FPGA or ASIC, running algorithms on Speedgoat FPGA I/O modules using automatic HDL code generation with HDL Coder™ usually makes sense.